522 search results - page 16 / 105 » A Note on Designing Logical Circuits Using SAT |
108
click to vote
DAC
2008
ACM
15 years 10 months ago
2008
ACM
Soft errors, once only of concern in memories, are beginning to affect logic as well. Determining the soft error rate (SER) of a combinational circuit involves three main masking ...
CF
2008
ACM
14 years 12 months ago
2008
ACM
Using a new exact synthesizer that automatically induces minimal universal boolean function libraries, we introduce two indicators for comparing their expressiveness: the first ba...
GECCO
2005
Springer
15 years 3 months ago
2005
Springer
This paper proposes and analyses the performance of a Genetic Algorithm (GA) using two new concepts, namely a static fitness function including a discontinuity measure and a fract...
ISVLSI
2005
IEEE
15 years 3 months ago
2005
IEEE
In this paper, we propose Boost Logic, a logic family which relies on voltage scaling, gate overdrive and energy recovery techniques to achieve high energy efficiency at frequenc...
ISMVL
2010
IEEE
15 years 2 months ago
2010
IEEE
—The purpose of secure devices such as smartcards is to protect secret information against software and hardware attacks. Implementation of the appropriate protection techniques ...