30 search results - page 5 / 6 » A Placement Methodology for Robust Clocking |
ISPD
2003
ACM
15 years 2 months ago
2003
ACM
For multi-gigahertz designs in nanometer technologies, data transfers on global interconnects take multiple clock cycles. In this paper, we propose a regular distributed register ...
110
click to vote
TMC
2010
14 years 8 months ago
2010
We explore the use of clock skew of a wireless local area network access point (AP) as its fingerprint to detect unauthorized APs quickly and accurately. The main goal behind usi...
SAC
2005
ACM
15 years 3 months ago
2005
ACM
This paper presents an efficient technique for placement and routing of sensors/actuators and processing units in a grid network. Our system requires an extremely high level of ro...
88
Voted
DAC
2011
ACM
13 years 9 months ago
2011
ACM
Just as electronic systems implement computation in terms of voltage (energy per unit charge), molecular systems compute in terms of chemical concentrations (molecules per unit vo...
84
Voted
FPT
2005
IEEE
15 years 3 months ago
2005
IEEE
A methodology for supporting dynamic voltage scaling (DVS) on commercial FPGAs is described. A logic delay measurement circuit (LDMC) is used to determine the speed of an inverter...