Sciweavers

174 search results - page 31 / 35
» A Planning Scheduling Methodology for the Constrained Resour...
Sort
View
87
Voted
VLSID
2002
IEEE
131views VLSI» more  VLSID 2002»
15 years 10 months ago
Divide-and-Conquer IDDQ Testing for Core-Based System Chips
IDDQ testing has been used as a test technique to supplement voltage testing of CMOS chips. The idea behind IDDQ testing is to declare a chip as faulty if the steady-state current...
C. P. Ravikumar, Rahul Kumar
DAC
2005
ACM
14 years 11 months ago
Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips
Microfluidic biochips promise to revolutionize biosensing and clinical diagnostics. As more bioassays are executed concurrently on a biochip, system integration and design complex...
Fei Su, Krishnendu Chakrabarty
DATE
2002
IEEE
86views Hardware» more  DATE 2002»
15 years 2 months ago
A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems
By using a macro/micro state model we show how assumptions on the resolution of logical and physical timing of computation in computer systems has resulted in design methodologies...
JoAnn M. Paul, Donald E. Thomas
VTC
2010
IEEE
158views Communications» more  VTC 2010»
14 years 8 months ago
QoS and Flow Management for Future Multi-Hop Mobile Radio Networks
Abstract— Mobile radio networks of the IMT-Advanced systems family promise ubiquitous broadband access and high area coverage, with rates of several 100 MBit/s. They claim to gua...
Rainer Schoenen, Arif Otyakmaz
CONEXT
2006
ACM
15 years 3 months ago
SNARE: sensor node attached reputation evaluator
Secure routing in wireless sensor networks (WSN) is a crucial problem that has drawn the attention of researchers. The motivation for tackling this problem comes directly from the...
Ismat K. Maarouf, A. R. Naseer