Sciweavers

1369 search results - page 214 / 274
» A Practical Implementation of the Timing Attack
Sort
View
EUROPAR
2007
Springer
15 years 5 months ago
Characterizing Result Errors in Internet Desktop Grids
Abstract. Desktop grids use the free resources in Intranet and Internet environments for large-scale computation and storage. While desktop grids offer a high return on investment...
Derrick Kondo, Filipe Araujo, Paul Malecot, Patr&i...
DATE
2006
IEEE
87views Hardware» more  DATE 2006»
15 years 5 months ago
Supporting task migration in multi-processor systems-on-chip: a feasibility study
With the advent of multi-processor systems-on-chip, the interest in process migration is again on the rise both in research and in product development. New challenges associated w...
Stefano Bertozzi, Andrea Acquaviva, Davide Bertozz...
GLVLSI
2006
IEEE
185views VLSI» more  GLVLSI 2006»
15 years 5 months ago
Application of fast SOCP based statistical sizing in the microprocessor design flow
In this paper we have applied statistical sizing in an industrial setting. Efficient implementation of the statistical sizing algorithm is achieved by utilizing a dedicated interi...
Murari Mani, Mahesh Sharma, Michael Orshansky
HPDC
2006
IEEE
15 years 5 months ago
ALPS: An Application-Level Proportional-Share Scheduler
ALPS is a per-application user-level proportional-share scheduler that operates with low overhead and without any special kernel support. ALPS is useful to a range of applications...
Travis Newhouse, Joseph Pasquale
MICRO
2006
IEEE
89views Hardware» more  MICRO 2006»
15 years 5 months ago
DMDC: Delayed Memory Dependence Checking through Age-Based Filtering
One of the main challenges of modern processor design is the implementation of a scalable and efficient mechanism to detect memory access order violations as a result of out-of-o...
Fernando Castro, Luis Piñuel, Daniel Chaver...