Sciweavers

497 search results - page 71 / 100
» A Processing for Digitizing Historical Architecture
Sort
View
ISCAS
2005
IEEE
191views Hardware» more  ISCAS 2005»
15 years 6 months ago
Behavioural modeling and simulation of a switched-current phase locked loop
Recent work has shown that the use of switched current methods can provide an effective route to implementation of analog IC functionality using a standard digital CMOS process. Fu...
Peter R. Wilson, Reuben Wilcock
CCS
2008
ACM
15 years 2 months ago
Code injection attacks on harvard-architecture devices
Harvard architecture CPU design is common in the embedded world. Examples of Harvard-based architecture devices are the Mica family of wireless sensors. Mica motes have limited me...
Aurélien Francillon, Claude Castelluccia
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
15 years 24 days ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
91
Voted
ICMCS
2006
IEEE
123views Multimedia» more  ICMCS 2006»
15 years 6 months ago
A Multimedia System for Route Sharing and Video-Based Navigation
Trip planning and in-vehicle navigation are crucial tasks for easier and safer driving. The existing navigation systems are based on machine intelligence without allowing human kn...
Wen Wu, Jie Yang, Jing Zhang
123
Voted
SI3D
2006
ACM
15 years 6 months ago
Jump flooding in GPU with applications to Voronoi diagram and distance transform
This paper studies jump flooding as an algorithmic paradigm in the general purpose computation with GPU. As an example application of jump flooding, the paper discusses a constant...
Guodong Rong, Tiow Seng Tan