Sciweavers

295 search results - page 57 / 59
» A Programming Methodology for Designing Block Recursive Algo...
Sort
View
CGA
2004
13 years 6 months ago
Hyperscore: A Graphical Sketchpad for Novice Composers
graphical abstractions, Hyperscore provides a visual analogue for what is happening structurally in the music as opposed to displaying musical events in procedural notation or as a...
Morwaread M. Farbood, Egon C. Pasztor, Kevin Jenni...
HIPC
2009
Springer
13 years 4 months ago
Fast checkpointing by Write Aggregation with Dynamic Buffer and Interleaving on multicore architecture
Large scale compute clusters continue to grow to ever-increasing proportions. However, as clusters and applications continue to grow, the Mean Time Between Failures (MTBF) has redu...
Xiangyong Ouyang, Karthik Gopalakrishnan, Tejus Ga...
IPSN
2007
Springer
14 years 12 days ago
Exact distributed Voronoi cell computation in sensor networks
Distributed computation of Voronoi cells in sensor networks, i.e. computing the locus of points in a sensor field closest to a given sensor, is a key building block that supports...
Boulat A. Bash, Peter Desnoyers
ICS
2004
Tsinghua U.
13 years 11 months ago
Applications of storage mapping optimization to register promotion
Storage mapping optimization is a flexible approach to folding array dimensions in numerical codes. It is designed to reduce the memory footprint after a wide spectrum of loop tr...
Patrick Carribault, Albert Cohen
ISCAS
2011
IEEE
278views Hardware» more  ISCAS 2011»
12 years 10 months ago
A programmable axonal propagation delay circuit for time-delay spiking neural networks
— we present an implementation of a programmable axonal propagation delay circuit which uses one first-order logdomain low-pass filter. Delays may be programmed in the 550ms rang...
Runchun Wang, Craig T. Jin, Alistair McEwan, Andr&...