4889 search results - page 916 / 978 » A Refactoring Approach to Parallelism |
118
Voted
HPCA
2009
IEEE
16 years 4 months ago
2009
IEEE
Several recent processor designs have proposed to enhance performance by increasing the clock frequency to the point where timing faults occur, and by adding error-correcting supp...
135
Voted
HPCA
2009
IEEE
16 years 4 months ago
2009
IEEE
Heterogeneous multicores, such as Cell BE processors and GPGPUs, typically do not have caches for their accelerator cores because coherence traffic, cache misses, and latencies fr...
142
Voted
HPCA
2008
IEEE
16 years 4 months ago
2008
IEEE
Dynamic binary translation (DBT) is a runtime instrumentation technique commonly used to support profiling, optimization, secure execution, and bug detection tools for application...
125
click to vote
HPCA
2008
IEEE
16 years 4 months ago
2008
IEEE
A conceptually appealing approach to supporting a broad range of workloads is a system comprising many small cores that can be fused, on demand, into larger cores. We demonstrate ...
141
Voted
OSDI
2004
ACM
16 years 4 months ago
2004
ACM
Network worms are a clear and growing threat to the security of today's Internet-connected hosts and networks. The combination of the Internet's unrestricted connectivit...