Sciweavers

983 search results - page 100 / 197
» A Region-Oriented Hardware Implementation for Membrane Compu...
Sort
View
PVG
2003
IEEE
138views Visualization» more  PVG 2003»
15 years 3 months ago
Sort-First, Distributed Memory Parallel Visualization and Rendering
While commodity computing and graphics hardware has increased in capacity and dropped in cost, it is still quite difficult to make effective use of such systems for general-purpos...
E. Wes Bethel, Greg Humphreys, Brian E. Paul, J. D...
FCCM
2004
IEEE
118views VLSI» more  FCCM 2004»
15 years 1 months ago
Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor
Reconfigurable System-on-Chip (SoC) platforms that incorporate hard-core processors surrounded by large amounts of FPGA are today commodities: the reconfigurable logic is often us...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
ERSA
2003
171views Hardware» more  ERSA 2003»
14 years 11 months ago
Collaborative and Reconfigurable Object Tracking
Camera 1 Camera 3 Camera 2 Controller Moving object FPGA PowerPC SDRAM Coprocessor Image Sensor SDRAM FlashRAM a) b) Many vision applications perform intensive computations and de...
Soheil Ghiasi, Hyun J. Moon, Majid Sarrafzadeh
SAC
2004
ACM
15 years 3 months ago
DSPxPlore: design space exploration methodology for an embedded DSP core
High mask and production costs for the newest CMOS silicon technologies increase the pressure to develop hardware platforms useable for different applications or variants of the s...
Christian Panis, Ulrich Hirnschrott, Gunther Laure...
FPGA
2010
ACM
243views FPGA» more  FPGA 2010»
15 years 6 months ago
Bit-level optimization for high-level synthesis and FPGA-based acceleration
d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...