Sciweavers

983 search results - page 143 / 197
» A Region-Oriented Hardware Implementation for Membrane Compu...
Sort
View
HPCA
1996
IEEE
15 years 1 months ago
Fault-Tolerance with Multimodule Routers
The current multiprocessors such asCray T3D support interprocessor communication using partitioned dimension-order routers (PDRs). In a PDR implementation, the routing logic and sw...
Suresh Chalasani, Rajendra V. Boppana
BROADNETS
2004
IEEE
15 years 1 months ago
A Multi-Radio Unification Protocol for IEEE 802.11 Wireless Networks
We present a link layer protocol called the Multi-radio Unification Protocol or MUP. On a single node, MUP coordinates the operation of multiple wireless network cards tuned to no...
Atul Adya, Paramvir Bahl, Jitendra Padhye, Alec Wo...
MICRO
2000
IEEE
176views Hardware» more  MICRO 2000»
14 years 9 months ago
An Advanced Optimizer for the IA-64 Architecture
level of abstraction, compared with the program representation for scalar optimizations. For example, loop unrolling and loop unrolland-jam transformations exploit the large regist...
Rakesh Krishnaiyer, Dattatraya Kulkarni, Daniel M....
CG
1999
Springer
14 years 9 months ago
An interactive visualization and navigation tool for medical volume data
In order to make direct volume rendering practicable convenient visualization options and data analysis tools have to be integrated. For example, direct rendering of semi-transpar...
Ove Sommer, Alexander Dietz, Rüdiger Westerma...
ISCA
2010
IEEE
229views Hardware» more  ISCA 2010»
14 years 8 months ago
Understanding sources of inefficiency in general-purpose chips
Due to their high volume, general-purpose processors, and now chip multiprocessors (CMPs), are much more cost effective than ASICs, but lag significantly in terms of performance a...
Rehan Hameed, Wajahat Qadeer, Megan Wachs, Omid Az...