Sciweavers

983 search results - page 59 / 197
» A Region-Oriented Hardware Implementation for Membrane Compu...
Sort
View
SPAA
2009
ACM
15 years 10 months ago
A lightweight in-place implementation for software thread-level speculation
Thread-level speculation (TLS) is a technique that allows parts of a sequential program to be executed in parallel. TLS ensures the parallel program's behaviour remains true ...
Cosmin E. Oancea, Alan Mycroft, Tim Harris
SC
2004
ACM
15 years 3 months ago
Analysis and Performance Results of a Molecular Modeling Application on Merrimac
The Merrimac supercomputer uses stream processors and a highradix network to achieve high performance at low cost and low power. The stream architecture matches the capabilities o...
Mattan Erez, Jung Ho Ahn, Ankit Garg, William J. D...
PERCOM
2007
ACM
14 years 9 months ago
An application adaptation layer for wireless sensor networks
In wireless sensor networks, poor performance or unexpected behavior may be experienced for several reasons, such as trivial deterioration of sensing hardware, unsatisfactory impl...
Marco Avvenuti, Paolo Corsini, Paolo Masci, Alessi...
ASAP
2009
IEEE
131views Hardware» more  ASAP 2009»
15 years 2 months ago
Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system
This paper presents a new constraint-driven method for computational pattern selection, mapping and application scheduling using reconfigurable processor extensions. The presente...
Kevin Martin, Christophe Wolinski, Krzysztof Kuchc...
CAV
2012
Springer
236views Hardware» more  CAV 2012»
13 years 7 days ago
Lock Removal for Concurrent Trace Programs
Abstract. We propose a trace-based concurrent program analysis to soundly remove redundant synchronizations such as locks while preserving the behaviors of the concurrent computati...
Vineet Kahlon, Chao Wang