109 search results - page 3 / 22 » A Self-Tuning Cache Architecture for Embedded Systems |
92
Voted
CASES
2008
ACM
15 years 1 months ago
2008
ACM
This paper proposes a combination of circuit and architectural techniques to maximize leakage power reduction in embedded processor on-chip caches. It targets cache peripheral cir...
ISCA
2003
IEEE
15 years 4 months ago
2003
IEEE
DATE
1999
IEEE
15 years 3 months ago
1999
IEEE
This paper proposes a methodology to evaluate the effects of encodings on the power consumption of system-level buses in the presence of multi-level cache memories. The proposed m...
ICCAD
2002
IEEE
15 years 8 months ago
2002
IEEE
Embedded system programs tend to spend much time in small loops. Introducing a very small loop cache into the instruction memory hierarchy has thus been shown to substantially red...
98
Voted
DAC
2008
ACM
16 years 18 days ago
2008
ACM
We present a cross-layer customization methodology for latency and bandwidth efficient inter-core communication in embedded multiprocessors. The methodology integrates compiler, o...