Sciweavers

340 search results - page 52 / 68
» A Statistical Performance Simulation Methodology for VLSI Ci...
Sort
View
ISCIS
2005
Springer
15 years 5 months ago
Characterizing Gnutella Network Properties for Peer-to-Peer Network Simulation
A P2P network that is overlayed over Internet can consist of thousands, or even millions of nodes. To analyze the performance of a P2P network, or an algorithm or protocol designed...
Selim Ciraci, Ibrahim Korpeoglu, Özgür U...
DDECS
2007
IEEE
201views Hardware» more  DDECS 2007»
15 years 6 months ago
Built in Defect Prognosis for Embedded Memories
: As scan compression replaces the traditional scan it is important to understand how it works with power. DFT MAX represents one of the two primary scan compression solutions used...
Prashant Dubey, Akhil Garg, Sravan Kumar Bhaskaran...
ICCAD
2007
IEEE
98views Hardware» more  ICCAD 2007»
15 years 8 months ago
Device-circuit co-optimization for mixed-mode circuit design via geometric programming
Modern processing technologies offer a number of types of devices such as high-VT , low-VT , thick-oxide, etc. in addition to the nominal transistor in order to meet system perfor...
Jintae Kim, Ritesh Jhaveri, Jason Woo, Chih-Kong K...
DAC
2002
ACM
16 years 24 days ago
Embedded software-based self-testing for SoC design
At-speed testing of high-speed circuits is becoming increasingly difficult with external testers due to the growing gap between design and tester performance, growing cost of high...
Angela Krstic, Wei-Cheng Lai, Kwang-Ting Cheng, Li...
DATE
2008
IEEE
75views Hardware» more  DATE 2008»
15 years 6 months ago
Wire Sizing Alternative - An Uniform Dual-rail Routing Architecture
To achieve minimum signal propagation delay, the nonuniform wire width routing architecture has been widely used in modern VLSI design. The non-uniform routing architecture exploi...
Fu-Wei Chen, Yi-Yu Liu