Sciweavers

340 search results - page 53 / 68
» A Statistical Performance Simulation Methodology for VLSI Ci...
Sort
View
ASPDAC
2007
ACM
110views Hardware» more  ASPDAC 2007»
15 years 3 months ago
Fast Placement Optimization of Power Supply Pads
Power grid networks in VLSI circuits are required to provide adequate input supply to ensure reliable performance. In this paper, we propose algorithms to find the placement of pow...
Yu Zhong, Martin D. F. Wong
ISCAS
2005
IEEE
191views Hardware» more  ISCAS 2005»
15 years 5 months ago
Behavioural modeling and simulation of a switched-current phase locked loop
Recent work has shown that the use of switched current methods can provide an effective route to implementation of analog IC functionality using a standard digital CMOS process. Fu...
Peter R. Wilson, Reuben Wilcock
FCCM
2008
IEEE
115views VLSI» more  FCCM 2008»
15 years 6 months ago
Simultaneous Retiming and Placement for Pipelined Netlists
Although pipelining or C-slowing an FPGA-based application can potentially dramatically improve the performance, this poses a question for conventional reconfigurable architecture...
Kenneth Eguro, Scott Hauck
GECCO
2009
Springer
130views Optimization» more  GECCO 2009»
15 years 6 months ago
Liposome logic
VLSI research, in its continuous push toward further miniaturisation, is seeking to break through the limitations of current circuit manufacture techniques by moving towards biomi...
James Smaldon, Natalio Krasnogor, Alexander Camero...
TCAD
2008
93views more  TCAD 2008»
14 years 11 months ago
Chip Optimization Through STI-Stress-Aware Placement Perturbations and Fill Insertion
Starting at the 65-nm node, stress engineering to improve the performance of transistors has been a major industry focus. An intrinsic stress source--shallow trench isolation (STI)...
Andrew B. Kahng, Puneet Sharma, Rasit Onur Topalog...