1675 search results - page 77 / 335 » A Structured Approach to Parallel Programming: Methodology a... |
154
Voted
CORR
2012
Springer
13 years 11 months ago
2012
Springer
This paper develops theoretical results regarding noisy 1-bit compressed sensing and sparse binomial regression. We demonstrate that a single convex program gives an accurate estim...
127
click to vote
SCOPES
2004
Springer
15 years 8 months ago
2004
Springer
New embedded signal processing architectures are emerging that are composed of loosely coupled heterogeneous components like CPUs or DSPs, specialized IP cores, reconfigurable uni...
148
Voted
ERSA
2009
15 years 1 months ago
2009
For a generic flexible efficient array antenna receiver platform a hierarchical reconfigurable tiled architecture has been proposed. The architecture provides a flexible reconfigur...
161
Voted
APCSAC
2000
IEEE
15 years 7 months ago
2000
IEEE
Dataflow computation models enable simpler and more efficient management of the memory hierarchy - a key barrier to the performance of many parallel programs. This paper describes...
128
Voted
TKDE
2002
15 years 3 months ago
2002
In this paper, we have developed a HiTi (Hierarchical MulTi) graph model for structuring large topographical road maps to the minimum cost route computation. The HiTi graph model p...