20 search results - page 4 / 4 » A Survey of Optimization Techniques Targeting Low Power VLSI... |
107
click to vote
DAC
2004
ACM
16 years 18 days ago
2004
ACM
Power optimization is of growing importance for FPGAs in nanometer technologies. Considering dual-Vdd technique, we show that configurable power supply is required to obtain a sat...
116
click to vote
GLVLSI
2009
IEEE
15 years 3 months ago
2009
IEEE
In this paper, we present the design of a P4 (Power-PerformanceProcess-Parasitic) aware voltage controlled oscillator (VCO) at nanoCMOS technologies. Through simulations, we have ...
78
Voted
FTEDA
2008
14 years 11 months ago
2008
With greater integration, the power dissipation in integrated circuits has begun to outpace the ability of today's heat sinks to limit the on-chip temperature. As a result, t...
107
click to vote
GLVLSI
2005
IEEE
15 years 5 months ago
2005
IEEE
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
ISCAS
2008
IEEE
15 years 6 months ago
2008
IEEE
— Long distance, low data-rate UWB communication for sensor network applications requires a highly energy efficient transceiver combined with circuit and system-level optimizati...