499 search results - page 31 / 100 » A Three-Phase Algorithm for Computer Aided siRNA Design |
131
click to vote
DAC
2006
ACM
16 years 3 months ago
2006
ACM
With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is const...
DAC
2004
ACM
16 years 3 months ago
2004
ACM
The negative effect of electromigration on signal and power line lifetime and functional reliability is an increasingly important problem for the physical design of integrated cir...
139
click to vote
VLSI
2010
Springer
15 years 23 days ago
2010
Springer
—In this paper, we introduce a design methodology to implement low-complexity and high-speed digital Finite Impulse Response (FIR) filters. Since FIR filters suffer from a larg...
124
Voted
DAC
2008
ACM
16 years 3 months ago
2008
ACM
: Spin-Torque Transfer Magnetic RAM (STT MRAM) is a promising candidate for future universal memory. It combines the desirable attributes of current memory technologies such as SRA...
105
Voted
DAC
2005
ACM
16 years 3 months ago
2005
ACM
In this paper we present a system level technique for mapping large, multiple-IP-block designs to channel-width constrained FPGAs. Most FPGA clustering tools [2, 3, 11] aim to red...