1735 search results - page 322 / 347 » A Timed Multitasking Architecture for Distributed Embedded S... |
168
Voted
HPCA
2003
IEEE
16 years 2 months ago
2003
IEEE
As the level of chip integration continues to advance at a fast pace, the desire for efficient interconnects-whether on-chip or off-chip--is rapidly increasing. Traditional interc...
EUROPAR
2005
Springer
15 years 7 months ago
2005
Springer
Abstract. Accurately modeling and predicting performance for largescale applications becomes increasingly difficult as system complexity scales dramatically. Analytic predictive mo...
119
click to vote
ICCS
2004
Springer
15 years 7 months ago
2004
Springer
Abstract. A new approach for acquiring knowledge of parallel applications regarding resource usage and for searching similarity on workload traces is presented. The main goal is to...
DATE
2010
IEEE
15 years 7 months ago
2010
IEEE
There is today little doubt on the fact that a high-performance and cost-effective Network-on-Chip can only be designed in 45nm and beyond under a relaxed synchronization assumpti...
112
Voted
SIGMETRICS
2008
ACM
15 years 1 months ago
2008
ACM
Burstiness and temporal dependence in service processes are often found in multi-tier architectures and storage devices and must be captured accurately in capacity planning models...