Sciweavers

3955 search results - page 179 / 791
» A Transactional Architecture for Simulation
Sort
View
DSD
2008
IEEE
124views Hardware» more  DSD 2008»
15 years 7 months ago
A Modular Approach to Model Heterogeneous MPSoC at Cycle Level
This paper proposes a system-level cycle-based framework to model and design heterogeneous Multiprocessor Systems on-Chip (MPSoC), called GRAPES. The approach features flexibilit...
Matteo Monchiero, Gianluca Palermo, Cristina Silva...
75
Voted
GECCO
2007
Springer
149views Optimization» more  GECCO 2007»
15 years 6 months ago
Division blocks and the open-ended evolution of development, form, and behavior
We present a new framework for artificial life involving physically simulated, three-dimensional blocks called Division Blocks. Division Blocks can grow and shrink, divide and fo...
Lee Spector, Jon Klein, Mark Feinstein
118
Voted
ISCC
2003
IEEE
180views Communications» more  ISCC 2003»
15 years 6 months ago
Wireless Application Protocol Transport Layer Performance
: In this paper, simulation-based performance evaluation of the Wireless Application Protocol (WAP) Transport Lay er Protocol, which may be suitable for Combat Net Radio (CNR), is ...
Gökhan Kahraman, Semih Bilgen
ENTCS
2008
75views more  ENTCS 2008»
15 years 23 days ago
On the Refinement of Atomic Actions
Inspired by the properties of the refinement development of the Mondex Electronic Purse, we view an atomic action as a family of transitions with a common before-state, and differ...
Richard Banach, Gerhard Schellhorn
98
Voted
EUROPAR
2004
Springer
15 years 6 months ago
Modular On-chip Multiprocessor for Routing Applications
Abstract. Simulation platforms for network processing still have difficulties in finding a good compromise between speed and accuracy. This makes it difficult to identify the caus...
Saifeddine Berrayana, Etienne Faure, Daniela Geniu...