Sciweavers

8 search results - page 2 / 2
» A Two-level Simultaneous Test Data and Time Reduction Techni...
Sort
View
DATE
2003
IEEE
128views Hardware» more  DATE 2003»
13 years 11 months ago
Virtual Compression through Test Vector Stitching for Scan Based Designs
We propose a technique for compressing test vectors. The technique reduces test application time and tester memory requirements by utilizing part of the predecessor response in co...
Wenjing Rao, Alex Orailoglu
ICCAD
1999
IEEE
86views Hardware» more  ICCAD 1999»
13 years 10 months ago
A framework for testing core-based systems-on-a-chip
Available techniques for testing core-based systems-on-a-chip (SOCs) do not provide a systematic means for synthesising low-overhead test architectures and compact test solutions....
Srivaths Ravi, Ganesh Lakshminarayana, Niraj K. Jh...
BMCBI
2008
160views more  BMCBI 2008»
13 years 6 months ago
A method for analyzing censored survival phenotype with gene expression data
Background: Survival time is an important clinical trait for many disease studies. Previous works have shown certain relationship between patients' gene expression profiles a...
Tongtong Wu, Wei Sun, Shinsheng Yuan, Chun-Houh Ch...