Sciweavers

74 search results - page 6 / 15
» A VHDL-based bus model for multi-PCB system design
Sort
View
DAC
2004
ACM
15 years 5 months ago
Extending the transaction level modeling approach for fast communication architecture exploration
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems....
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
ICCAD
2006
IEEE
177views Hardware» more  ICCAD 2006»
15 years 8 months ago
Fast and accurate transaction level models using result oriented modeling
Efficient communication modeling is a critical task in SoC design and exploration. In particular, fast and accurate communication is needed to predict the performance of a system....
Gunar Schirner, Rainer Dömer
CODES
2005
IEEE
15 years 5 months ago
Automatic network generation for system-on-chip communication design
With growing system complexities, system-level communication design is becoming increasingly important and advanced, network-oriented communication architectures become necessary....
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...
88
Voted
CODES
2006
IEEE
15 years 5 months ago
Accurate yet fast modeling of real-time communication
Accurate modeling of communication is a necessary part of system level design for real-time safety-critical applications. For efficient prediction of a system’s performance, Tra...
Gunar Schirner, Rainer Dömer
CORR
2010
Springer
176views Education» more  CORR 2010»
14 years 11 months ago
Bus Protocols: MSC-Based Specifications and Translation into Program of Verification Tool for Formal Verification
Message Sequence Charts (MSCs) are an appealing visual formalism mainly used in the early stages of system design to capture the system requirements. However, if we move towards a...
Kamrul Hasan Talukder