Sciweavers

614 search results - page 101 / 123
» A Variable Rate Execution Model
Sort
View
HPCC
2009
Springer
15 years 2 months ago
On the Performance of Commit-Time-Locking Based Software Transactional Memory
Compared with lock-based synchronization techniques, Software Transactional Memory (STM) can significantly improve the programmability of multithreaded applications. Existing res...
Zhengyu He, Bo Hong
ISCA
1991
IEEE
162views Hardware» more  ISCA 1991»
15 years 1 months ago
Comparison of Hardware and Software Cache Coherence Schemes
We use mean value analysis models to compare representative hardware and software cache coherence schemes for a large-scale shared-memory system. Our goal is to identify the workl...
Sarita V. Adve, Vikram S. Adve, Mark D. Hill, Mary...
65
Voted
FMCAD
2008
Springer
14 years 11 months ago
A Temporal Language for SystemC
We describe a general approach for defining new temporal specification languages, and adopting existing languages, for SystemC. We define the concept of "underlying trace"...
Deian Tabakov, Gila Kamhi, Moshe Y. Vardi, Eli Sin...
GRID
2006
Springer
14 years 9 months ago
Operating System Support for Space Allocation in Grid Storage Systems
Abstract-- Shared temporary storage space is often the constraining resource for clusters that serve as execution nodes in wide-area distributed systems. At least one large nationa...
Douglas Thain
IEEEPACT
2009
IEEE
14 years 7 months ago
Cache Sharing Management for Performance Fairness in Chip Multiprocessors
Resource sharing can cause unfair and unpredictable performance of concurrently executing applications in Chip-Multiprocessors (CMP). The shared last-level cache is one of the mos...
Xing Zhou, Wenguang Chen, Weimin Zheng