Sciweavers

2695 search results - page 355 / 539
» A Visual Approach to Validating System Level Designs
Sort
View
ISMVL
2007
IEEE
104views Hardware» more  ISMVL 2007»
15 years 10 months ago
Evaluation of Toggle Coverage for MVL Circuits Specified in the SystemVerilog HDL
Designing modern circuits comprised of millions of gates is a very challenging task. Therefore new directions are investigated for efficient modeling and verification of such syst...
Mahsan Amoui, Daniel Große, Mitchell A. Thor...
133
Voted
ECRTS
2008
IEEE
15 years 5 months ago
Dynamic Reconfiguration for Adaptive Multiversion Real-Time Systems
Modern real-time systems must be designed to be highly adaptable, reacting to aperiodic events in a predictable manner and exhibiting graceful degradation in overload scenarios wh...
George Lima, Eduardo Camponogara, Ana Carolina Sok...
107
Voted
USENIX
2003
15 years 5 months ago
Controlling Your PLACE in the File System with Gray-box Techniques
We present the design and implementation of PLACE, a gray-box library for controlling file layout on top of FFSlike file systems. PLACE exploits its knowledge of FFS layout poli...
James A. Nugent, Andrea C. Arpaci-Dusseau, Remzi H...
206
Voted
DATE
2006
IEEE
352views Hardware» more  DATE 2006»
15 years 9 months ago
Fast-prototyping using the BTnode platform
The BTnode platform is a versatile and flexible platform for functional prototyping of ad hoc and sensor networks. Based on an Atmel microcontroller, a Bluetooth radio and a low-...
Jan Beutel
133
Voted
ICPPW
2009
IEEE
15 years 10 months ago
Hardware Microkernels for Heterogeneous Manycore Systems
Abstract— The migration away from power-hungry, speculative execution procesors towards manycore architectures is good news for the embedded and real-time systems community. Comm...
Jason Agron, David L. Andrews