2695 search results - page 98 / 539 » A Visual Approach to Validating System Level Designs |
141
click to vote
INFOVIS
2005
IEEE
15 years 8 months ago
2005
IEEE
Many visual analysis tools operate on a fixed set of data. However, professional information analysts follow issues over a period of time and need to be able to easily add new doc...
129
click to vote
ISQED
2006
IEEE
15 years 9 months ago
2006
IEEE
Abstract— With the increasing in silicon densities, SoC designs are the stream in modern electronics systems. Accordingly, the verification for SoC designs is crucial. One of th...
135
click to vote
ICCD
2005
IEEE
15 years 8 months ago
2005
IEEE
Nanoelectronic devices are expected to have extremely high and variable fault rates; thus future processor architectures based on these unreliable devices need to be built with fa...
134
click to vote
SEDE
2007
15 years 4 months ago
2007
— Achieving reliability in fault tolerant systems requires both avoidance and redundancy. This study focuses on avoidance as it pertains to the design of microchips. The lifecycl...
170
click to vote
VISUALIZATION
1994
IEEE
15 years 7 months ago
1994
IEEE
We describe a technique for achieving fast volume ray casting on parallel machines, using a load balancing scheme and an e cient pipelined approach to compositing. We propose a ne...