Sciweavers

    2 search results - page 1 / 1
    » A bit-serial approximate min-sum LDPC decoder and FPGA imple...
    Sort
    View
    66
    Voted
    ISCAS
    2006
    IEEE
    109views Hardware» more  ISCAS 2006»
    A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    15 years 8 months ago
    A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    Download  www.eecg.toronto.edu
    Ahmad Darabiha, Anthony Chan Carusone, Frank R. Ks...
    claim paper
    Read More »
    113
    Voted
    FCCM
    2003
    IEEE
    148views VLSI» more  FCCM 2003»
    A Hardware Gaussian Noise Generator for Channel Code Evaluation
    15 years 8 months ago
    A Hardware Gaussian Noise Generator for Channel Code Evaluation
    Download  www.ee.ucla.edu
    Hardware simulation of channel codes offers the potential of improving code evaluation speed by orders of magnitude over workstation- or PC-based simulation. We describe a hardwar...
    Dong-U Lee, Wayne Luk, John D. Villasenor, Peter Y...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.