Sciweavers

159 search results - page 11 / 32
» A case for FAME: FPGA architecture model execution
Sort
View
DAC
2005
ACM
14 years 11 months ago
VLIW: a case study of parallelism verification
Parallelism in processor architecture and design imposes a verification challenge as the exponential growth in the number of execution combinations becomes unwieldy. In this paper...
Allon Adir, Yaron Arbetman, Bella Dubrov, Yossi Li...
WCET
2008
14 years 11 months ago
Applying WCET Analysis at Architectural Level
Real-Time embedded systems must enforce strict timing constraints. In this context, achieving precise Worst Case Execution Time is a prerequisite to apply scheduling analysis and ...
Olivier Gilles, Jérôme Hugues
WWW
2010
ACM
15 years 4 months ago
Automated performance assessment for service-oriented middleware: a case study on BPEL engines
Middleware for Web service compositions, such as BPEL engines, provides the execution environment for services as well as additional functionalities, such as monitoring and self-t...
Domenico Bianculli, Walter Binder, Mauro Luigi Dra...
CASES
2008
ACM
14 years 11 months ago
A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization
While technology advances have made MPSoCs a standard architecture for embedded systems, their applicability is increasingly being challenged by dramatic increases in the amount o...
Chengmo Yang, Alex Orailoglu
IEAAIE
2010
Springer
14 years 7 months ago
Knowledge-Based Framework for Workflow Modelling: Application to the Furniture Industry
Abstract. In this paper, we describe a framework for integrating workflow modelling techniques with a knowledge management approach that enables us to represent the problem-solving...
Juan Carlos Vidal, Manuel Lama, Alberto Bugar&iacu...