Sciweavers

159 search results - page 4 / 32
» A case for FAME: FPGA architecture model execution
Sort
View
EMSOFT
2007
Springer
15 years 3 months ago
Virtual execution of AADL models via a translation into synchronous programs
Architecture description languages are used to describe both the hardware and software architecture of an application, at system-level. The basic software components are intended ...
Erwan Jahier, Nicolas Halbwachs, Pascal Raymond, X...
DAC
2004
ACM
15 years 10 months ago
Abstraction of assembler programs for symbolic worst case execution time analysis
ion of Assembler Programs for Symbolic Worst Case Execution Time Analysis Tobias Schuele Tobias.Schuele@informatik.uni-kl.de Klaus Schneider Klaus.Schneider@informatik.uni-kl.de Re...
Klaus Schneider, Tobias Schüle
ERSA
2006
147views Hardware» more  ERSA 2006»
14 years 11 months ago
Code Partitioning for Reconfigurable High-Performance Computing: A Case Study
In this case study, various ways to partition a code between the microprocessor and FPGA are examined. Discrete image convolution operation with separable kernel is used as the ca...
Volodymyr V. Kindratenko
AAAI
2008
14 years 12 months ago
The PELA Architecture: Integrating Planning and Learning to Improve Execution
Building architectures for autonomous rational behavior requires the integration of several AI components, such as planning, learning and execution monitoring. In most cases, the ...
Sergio Jiménez, Fernando Fernández, ...
69
Voted
IPPS
2009
IEEE
15 years 4 months ago
Exploring FPGAs for accelerating the phylogenetic likelihood function
Driven by novel biological wet lab techniques such as pyrosequencing there has been an unprecedented molecular data explosion over the last 2-3 years. The growth of biological seq...
Nikolaos Alachiotis, Euripides Sotiriades, Apostol...