Sciweavers

71 search results - page 6 / 15
» A case for a working-set-based memory hierarchy
Sort
View
EGH
2010
Springer
14 years 7 months ago
Restart trail for stackless BVH traversal
A ray cast algorithm utilizing a hierarchical acceleration structure needs to perform a tree traversal in the hierarchy. In its basic form, executing the traversal requires a stac...
Samuli Laine
CGA
2004
14 years 9 months ago
Flexible Point-Based Rendering on Mobile Devices
Point-based rendering is a compact and efficient means of displaying complex geometry. Our goal is to enable flexible point-based rendering, permitting local image refinement, req...
Florent Duguet, George Drettakis
113
Voted
DAC
2012
ACM
12 years 12 months ago
Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...
ISSS
2000
IEEE
111views Hardware» more  ISSS 2000»
15 years 2 months ago
Systematic Data Reuse Exploration Methodology for Irregular Access Patterns
Efficient use of an optimized custom memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption i...
Tanja Van Achteren, Rudy Lauwereins, Francky Catth...
CASES
2000
ACM
15 years 1 months ago
A dynamic memory management unit for embedded real-time system-on-a-chip
Dealing with global on-chip memory allocation/de-allocation in a dynamic yet deterministic way is an important issue for upcoming billion transistor multiprocessor System-on-a-Chi...
Mohamed Shalan, Vincent John Mooney III