Sciweavers

1855 search results - page 176 / 371
» A coding theorem for distributed computation
Sort
View
119
Voted
IPPS
1998
IEEE
15 years 8 months ago
PACE: Processor Architectures for Circuit Emulation
We describe a family of reconfigurable parallel architectures for logic emulation. They are supposed to be applicable like conventional FPGAs, while covering a larger range of circ...
Reiner Kolla, Oliver Springauf
129
Voted
IPPS
1998
IEEE
15 years 8 months ago
Synthesis of a Systolic Array Genetic Algorithm
The paper presents the design of a hardware genetic algorithm which uses a pipeline of systolic arrays. Demostrated is the design methodology, where a simple genetic algorithm exp...
Graham M. Megson, I. M. Bland
123
Voted
ECOOPW
1998
Springer
15 years 7 months ago
MOPping up Exceptions
: This paper describes the development of a model for the reflective treatment of both application and environmentally sourced exceptions. We show how a variety of exception models...
Stuart E. Mitchell, Alan Burns, Andy J. Wellings
SPDP
1993
IEEE
15 years 7 months ago
Architectural Support for Block Transfers in a Shared-Memory Multiprocessor
This paper examines how the performance of a shared-memory multiprocessor can be improved by including hardware support for block transfers. A system similar to the Hector multipr...
Steven J. E. Wilton, Zvonko G. Vranesic
126
Voted
FIDJI
2004
Springer
15 years 7 months ago
Modeling and Analysis of Exception Handling by Using UML Statecharts
Our paper aims at proposing a framework that allows programmers to exploit the benefits of exception handling throughout the entire development Java programs by modeling exception ...
Gergely Pintér, István Majzik