Sciweavers

802 search results - page 26 / 161
» A comparative study of power efficient SRAM designs
Sort
View
102
Voted
VLSID
2007
IEEE
142views VLSI» more  VLSID 2007»
15 years 6 months ago
Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors
The 3-2, 4-2 and 5-2 compressors are the basic components in many applications, in particular partial product summation in multipliers. In this paper novel architectures and desig...
Sreehari Veeramachaneni, Kirthi M. Krishna, Lingam...
107
Voted
ISPAN
2000
IEEE
15 years 4 months ago
Versatile Processor Design for Efficiency and High Performance
We present new architectural concepts for uniprocessor designs that conform to the data-driven computation paradigm. Usage of our D2 -CPU (Data-Driven processor) follows the natura...
Sotirios G. Ziavras
102
Voted
DAC
2005
ACM
16 years 1 months ago
Power emulation: a new paradigm for power estimation
In this work, we propose a new paradigm called power emulation, which exploits hardware acceleration to drastically speedup power estimation. Power emulation is based on the obser...
Joel Coburn, Srivaths Ravi, Anand Raghunathan
136
Voted
ISLPED
2010
ACM
128views Hardware» more  ISLPED 2010»
14 years 10 months ago
Rank-aware cache replacement and write buffering to improve DRAM energy efficiency
DRAM power and energy efficiency considerations are becoming increasingly important for low-power and mobile systems. Using lower power modes provided by commodity DRAM chips redu...
Ahmed M. Amin, Zeshan Chishti
BMCBI
2008
107views more  BMCBI 2008»
15 years 16 days ago
A mixture model approach to sample size estimation in two-sample comparative microarray experiments
Background: Choosing the appropriate sample size is an important step in the design of a microarray experiment, and recently methods have been proposed that estimate sample sizes ...
Tommy S. Jørstad, Herman Midelfart, Atle M....