Sciweavers

1555 search results - page 183 / 311
» A data intensive distributed computing architecture for
Sort
View
EUROPAR
2009
Springer
14 years 11 months ago
Parallel Variable-Length Encoding on GPGPUs
Variable-Length Encoding (VLE) is a process of reducing input data size by replacing fixed-length data words with codewords of shorter length. As VLE is one of the main building bl...
Ana Balevic
IEEEPACT
2000
IEEE
15 years 6 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
ASAP
2007
IEEE
136views Hardware» more  ASAP 2007»
15 years 8 months ago
0/1 Knapsack on Hardware: A Complete Solution
We present a memory efficient, practical, systolic, parallel architecture for the complete 0/1 knapsack dynamic programming problem, including backtracking. This problem was inte...
K. Nibbelink, S. Rajopadhye, R. McConnell
EUROPAR
2009
Springer
14 years 11 months ago
A Parallel Point Matching Algorithm for Landmark Based Image Registration Using Multicore Platform
Abstract. Point matching is crucial for many computer vision applications. Establishing the correspondence between a large number of data points is a computationally intensive proc...
Lin Yang, Leiguang Gong, Hong Zhang, John L. Noshe...

Publication
195views
15 years 9 months ago
Detecting Motion Patterns via Direction Maps with Application to Surveillance
Detection of motion patterns in video data can be significantly simplified by abstracting away from pixel intensity values towards representations that explicitly and compactly ca...
Jacob M. Gryn, Richard P. Wildes, John K. Tsotsos