968 search results - page 158 / 194 » A faster implementation of APlace |
112
click to vote
ISCAS
2006
IEEE
15 years 8 months ago
2006
IEEE
A robust system architecture to achieve optical coherency free optimization. Several methods that had been proposed in the in multiple-beam free-space laser communication links wit...
114
click to vote
CGO
2005
IEEE
15 years 7 months ago
2005
IEEE
The growing complexity of modern processors has made the generation of highly efficient code increasingly difficult. Manual code generation is very time consuming, but it is oft...
104
click to vote
SAMOS
2004
Springer
15 years 7 months ago
2004
Springer
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves ...
121
click to vote
VTS
2000
IEEE
15 years 6 months ago
2000
IEEE
Hardware duplication techniques are widely used for concurrent error detection in dependable systems to ensure high availability and data integrity. These techniques are vulnerabl...
104
click to vote
CASES
2000
ACM
15 years 6 months ago
2000
ACM
Dealing with global on-chip memory allocation/de-allocation in a dynamic yet deterministic way is an important issue for upcoming billion transistor multiprocessor System-on-a-Chi...