Sciweavers

1013 search results - page 12 / 203
» A hardware implementation of realloc function
Sort
View
DSD
2008
IEEE
95views Hardware» more  DSD 2008»
15 years 8 months ago
Programmable Numerical Function Generators for Two-Variable Functions
This paper proposes a design method and programmable architectures for numerical function generators (NFGs) of two-variable functions. To realize a two-variable function in hardwa...
Shinobu Nagayama, Jon T. Butler, Tsutomu Sasao
ECBS
2007
IEEE
115views Hardware» more  ECBS 2007»
15 years 8 months ago
Modeling the Functionality of Multi-Functional Software Systems
Today, many software-based, reactive systems offer a multitude of functionality. One way to master the development of such a system is to model its functionality on an abstract le...
Alexander Gruler, Alexander Harhurin, Judith Hartm...
110
Voted
ASAP
2010
IEEE
142views Hardware» more  ASAP 2010»
15 years 3 months ago
Implementing decimal floating-point arithmetic through binary: Some suggestions
We propose several algorithms and provide some related results that make it possible to implement decimal floating-point arithmetic on a processor that does not have decimal opera...
Nicolas Brisebarre, Nicolas Louvet, Érik Ma...
FPL
2010
Springer
129views Hardware» more  FPL 2010»
14 years 11 months ago
FPGA Implementations of the Round Two SHA-3 Candidates
Abstract--The second round of the NIST-run public competition is underway to find a new hash algorithm(s) for inclusion in the NIST Secure Hash Standard (SHA-3). This paper present...
Brian Baldwin, Andrew Byrne, Liang Lu, Mark Hamilt...
100
Voted
FPL
2005
Springer
113views Hardware» more  FPL 2005»
15 years 7 months ago
Ziggurat-based Hardware Gaussian Random Number Generator
An architecture and implementation of a high performance Gaussian random number generator (GRNG) is described. The GRNG uses the Ziggurat algorithm which divides the area under th...
Guanglie Zhang, Philip Heng Wai Leong, Dong-U Lee,...