Sciweavers

326 search results - page 13 / 66
» A hierarchical modeling framework for on-chip communication ...
Sort
View
ICCAD
1999
IEEE
115views Hardware» more  ICCAD 1999»
15 years 1 months ago
Fast performance analysis of bus-based system-on-chip communication architectures
This paper addresses the problem of efficient and accurate performance analysis to drive the exploration and design of bus-based System-on-Chip (SOC) communication architectures. ...
Kanishka Lahiri, Anand Raghunathan, Sujit Dey
RTCSA
2005
IEEE
15 years 3 months ago
Extending Software Communications Architecture for QoS Support in SDR Signal Processing
The Software Communications Architecture (SCA) defined by Joint Tactical Radio Systems (JTRS) is the de facto standard middleware currently adopted by the Software Defined Radio (...
Jaesoo Lee, Jiyong Park, Seunghyun Han, Seongsoo H...
COMPASS
1994
15 years 1 months ago
Equations for Describing Dynamic Nets of Communicating Systems
We give a notation and a logical calculus for the description and deductive manipulation of dynamic networks of communicating components. We represent such nets by hierarchical sys...
Manfred Broy
ICASSP
2010
IEEE
14 years 9 months ago
Hierarchical dictionary learning for invariant classification
Sparse representation theory has been increasingly used in the fields of signal processing and machine learning. The standard sparse models are not invariant to spatial transform...
Leah Bar, Guillermo Sapiro
DAC
1995
ACM
15 years 1 months ago
Hierarchical Optimization of Asynchronous Circuits
Abstract— Many asynchronous designs are naturally specified and implemented hierarchically as an interconnection of separate asynchronous modules that operate concurrently and c...
Bill Lin, Gjalt G. de Jong, Tilman Kolks