Sciweavers

326 search results - page 9 / 66
» A hierarchical modeling framework for on-chip communication ...
Sort
View
101
Voted
FLAIRS
2007
15 years 2 months ago
Memory-Prediction Framework for Pattern Recognition: Performance and Suitability of the Bayesian Model of Visual Cortex
This paper explores an inferential system for recognizing visual patterns. The system is inspired by a recent memoryprediction theory and models the high-level architecture of the...
Saulius Juozas Garalevicius
75
Voted
CODES
1999
IEEE
15 years 4 months ago
Power estimation for architectural exploration of HW/SW communication on system-level buses
The power consumption due to the HW/SW communication on system-level buses represents one of the major contributions to the overall power budget. A model to estimate the switching...
William Fornaciari, Donatella Sciuto, Cristina Sil...
74
Voted
DAC
1997
ACM
15 years 3 months ago
Hierarchical Sequence Compaction for Power Estimation
- This paper presents an effective technique for compacting a large sequence of input vectors into a much smaller one such that when the two sequences are applied to any circuit, t...
Radu Marculescu, Diana Marculescu, Massoud Pedram
JHSN
2000
112views more  JHSN 2000»
14 years 11 months ago
A hierarchical Quality of Service control architecture for configurable multimedia applications
In order to achieve the best application-level Quality-of-Service (QoS), multimedia applications need to be dynamically tuned and reconfigured to adapt to fluctuating computing an...
Baochun Li, William Kalter, Klara Nahrstedt
IPPS
2002
IEEE
15 years 4 months ago
Real-Time Communication for Distributed Vision Processing Based on Imprecise Computation Model
In this paper we propose an efficient real-time communication mechanism for distributed vision processing. One of the biggest problems of distributed vision processing, as is the ...
Hiromasa Yoshimoto, Daisaku Arita, Rin-ichiro Tani...