444 search results - page 42 / 89 » A low power high performance switched-current multiplier |
112
click to vote
ICC
2007
IEEE
15 years 8 months ago
2007
IEEE
—New air interfaces are currently being developed to meet the high spectral efficiency requirements of the emerging wireless communication systems. In this context, OFDM is cons...
121
Voted
APCSAC
2003
IEEE
15 years 7 months ago
2003
IEEE
This paper introduces a method which can be used to map applications written in a high level source language program, like C, to a coarse grain reconfigurable architecture, MONTIU...
89
Voted
DATE
2009
IEEE
15 years 8 months ago
2009
IEEE
- Parallel architectures have become an increasingly popular method in which to achieve high performance with low power consumption. In order to leverage these benefits, applicatio...
122
click to vote
MICRO
2008
IEEE
15 years 8 months ago
2008
IEEE
—Caches ideally should have low miss rates and short access times, and should be power efficient at the same time. Such design goals are often contradictory in practice. Recent f...
115
click to vote
ASPDAC
2005
ACM
15 years 3 months ago
2005
ACM
— Power gating is a circuit technique that enables high performance and low power operation. One of the challenges in power gating is sizing the sleep transistor which is used to...