Sciweavers

3431 search results - page 14 / 687
» A new instructional operating system
Sort
View
ASPLOS
2000
ACM
15 years 2 months ago
An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture
This paper presents the first analysis of operating system execution on a simultaneous multithreaded (SMT) processor. While SMT has been studied extensively over the past 6 years,...
Joshua Redstone, Susan J. Eggers, Henry M. Levy
FCCM
2007
IEEE
154views VLSI» more  FCCM 2007»
15 years 4 months ago
Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems
This paper presents a code compression and on-thefly decompression scheme suitable for coarse-grain reconfigurable technologies. A novel unit-grouping dictionary based compression...
Nazish Aslam, Mark Milward, Ioannis Nousias, Tughr...
USENIX
2000
14 years 11 months ago
Virtual Services: A New Abstraction for Server Consolidation
John Reumann, Ashish Mehra, Kang G. Shin, Dilip D....
VLSISP
1998
128views more  VLSISP 1998»
14 years 9 months ago
A Low Power DSP Engine for Wireless Communications
This paper describes the architecture and the performance of a new programmable 16-bit Digital Signal Processor (DSP) engine. It is developed specifically for next generation wire...
Ingrid Verbauwhede, Mihran Touriguian
ASAP
2009
IEEE
131views Hardware» more  ASAP 2009»
15 years 2 months ago
Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system
This paper presents a new constraint-driven method for computational pattern selection, mapping and application scheduling using reconfigurable processor extensions. The presente...
Kevin Martin, Christophe Wolinski, Krzysztof Kuchc...