Sciweavers

183 search results - page 9 / 37
» A new method for compiling schizophrenic synchronous program...
Sort
View
90
Voted
MICRO
2000
IEEE
133views Hardware» more  MICRO 2000»
15 years 1 months ago
Compiler controlled value prediction using branch predictor based confidence
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
Eric Larson, Todd M. Austin
77
Voted
ERSA
2006
186views Hardware» more  ERSA 2006»
14 years 11 months ago
The Case for High Level Programming Models for Reconfigurable Computers
In this paper we first outline and discuss the issues of currently accepted computational models for hybrid CPU/FPGA systems. Then, we discuss the need for researchers to develop ...
David L. Andrews, Ron Sass, Erik Anderson, Jason A...
POPL
2010
ACM
15 years 7 months ago
A Verified Compiler for an Impure Functional Language
We present a verified compiler to an idealized assembly language from a small, untyped functional language with mutable references and exceptions. The compiler is programmed in th...
Adam J. Chlipala
OOPSLA
1995
Springer
15 years 1 months ago
Bidirectional Object Layout for Separate Compilation
Existing schemes for object layout and dispatch in the presence of multiple inheritance and separate compilation waste space and are slower than systems with single inheritance. T...
Andrew C. Myers
APSEC
1995
IEEE
15 years 1 months ago
An Efficient Debugging Method for Message-based Parallel Programs using Static Analysis Information
Guaranteeiq reproducibility and minimizing probe effects are major issues in the parallel program debugging. This paper suggests a new debugging method, named Detect and Reproduce...
Hyun Seop Bae, Yong Rae Kwon, Hyeon Soo Kim