Sciweavers

6129 search results - page 1011 / 1226
» A parallel LLL algorithm
Sort
View
ASPDAC
1995
ACM
116views Hardware» more  ASPDAC 1995»
15 years 4 months ago
A datapath synthesis system for the reconfigurable datapath architecture
Abstract — A datapath synthesis system (DPSS) for the reconfigurable datapath architecture (rDPA) is presented. The DPSS allows automatic mapping of high level descriptions onto...
Reiner W. Hartenstein, Rainer Kress
85
Voted
ISSS
1995
IEEE
96views Hardware» more  ISSS 1995»
15 years 4 months ago
Time-constrained code compaction for DSPs
{DSP algorithms in most cases are subject to hard real-time constraints. In case of programmable DSP processors, meeting those constraints must be ensured by appropriate code gener...
Rainer Leupers, Peter Marwedel
96
Voted
BMVC
2002
15 years 2 months ago
Improving architectural 3D reconstruction by plane and edge constraining
This paper presents new techniques for improving the structural quality of automatically acquired architectural 3D models. Common architectural features like parallelism and ortho...
H. Cantzler, Robert B. Fisher, Michel Devy
AAAI
2008
15 years 2 months ago
Minimizing Disk I/O in Two-Bit Breadth-First Search
We present a breadth-first search algorithm, two-bit breadthfirst search (TBBFS), which requires only two bits for each state in the problem space. TBBFS can be parallelized in se...
Richard E. Korf
78
Voted
ATAL
2008
Springer
15 years 2 months ago
Incorporating user utility into sponsored-search auctions
We study principled methods for incorporating user utility into the selection of sponsored search ads. We describe variations of the GSP allocation/pricing mechanism that accommod...
Yagil Engel, David Maxwell Chickering
« Prev « First page 1011 / 1226 Last » Next »