26 search results - page 3 / 6 » A reconfigurable architecture for hybrid CMOS Nanodevice cir... |
108
click to vote
ERSA
2009
14 years 7 months ago
2009
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...
ICCAD
2007
IEEE
15 years 6 months ago
2007
IEEE
—In this paper, we introduce a novel reconfigurable architecture, named 3D nFPGA, which utilizes 3D integration techniques and new nanoscale materials synergistically. The propos...
DATE
2009
IEEE
15 years 4 months ago
2009
IEEE
—It is generally acknowledged that nanoelectronics will eventually replace traditional silicon CMOS in high-performance integrated circuits. To that end, considerable investments...
DATE
2008
IEEE
15 years 3 months ago
2008
IEEE
The prospective use of upcoming nanometer CMOS technology nodes (65nm, 45nm, and beyond) in bioelectronic interfaces is raising a number of important issues concerning circuit arc...
ARCS
2004
Springer
15 years 2 months ago
2004
Springer
: We investigated different parallel SIMD (single instruction multiple data) architectures based on pure programmable and reconfigurable approaches for their appropriateness for in...