Sciweavers

327 search results - page 23 / 66
» A reconfigurable stochastic architecture for highly reliable...
Sort
View
83
Voted
FPGA
1997
ACM
149views FPGA» more  FPGA 1997»
15 years 1 months ago
Signal Processing at 250 MHz Using High-Performance FPGA's
This paper describes an application in high-performance signal processing using reconfigurable computing engines: a 250 MHz cross-correlator for radio astronomy. Experimental resu...
Brian Von Herzen
IPPS
2006
IEEE
15 years 3 months ago
On-chip and on-line self-reconfigurable adaptable platform: the non-uniform cellular automata case
In spite of the high parallelism exhibited by cellular automata architectures, most implementations are usually run in software. For increasing execution parallelism, hardware imp...
Andres Upegui, Eduardo Sanchez
FPL
1998
Springer
99views Hardware» more  FPL 1998»
15 years 1 months ago
Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators
This paper discusses the memory interface of custom computing machines. We present a high speed parallel memory for the MoM-PDA machine, which is based on the Xputer paradigm. The ...
Reiner W. Hartenstein, Michael Herz, Thomas Hoffma...
FTDCS
1997
IEEE
15 years 1 months ago
Distributed Transaction Processing as a Reliability Concept for Mobile Agents
Mobile agents offer a new possibility for the development of applications in distributed systems and are no longer a theoretical issue since different architectures for their impl...
Hartmut Vogler, Thomas Kunkelmann, Marie-Luise Mos...
FPL
2008
Springer
116views Hardware» more  FPL 2008»
14 years 11 months ago
NOC architecture design for multi-cluster chips
For the next generation of multi-core processors, the onchip interconnection networks must be efficient to achieve high data throughput and performance. Moreover, these interconne...
Henrique C. Freitas, Philippe Olivier Alexandre Na...