327 search results - page 46 / 66 » A reconfigurable stochastic architecture for highly reliable... |
244
click to vote
DAC
2012
ACM
13 years 1 days ago
2012
ACM
Loop pipelining is a critical transformation in behavioral synthesis. It is crucial to producing hardware designs with acceptable latency and throughput. However, it is a complex ...
DAC
2005
ACM
14 years 11 months ago
2005
ACM
In this paper, we propose a new sensitivity based, statistical gate sizing method. Since circuit optimization effects the entire shape of the circuit delay distribution, it is dif...
PERCOM
2007
ACM
15 years 9 months ago
2007
ACM
Due to the inherent nature of their heterogeneity, resource scarcity and dynamism, the provision of middleware for future networked embedded environments is a challenging task. In...
FPGA
2004
ACM
15 years 1 months ago
2004
ACM
Pattern matching for network security and intrusion detection demands exceptionally high performance. Much work has been done in this field, and yet there is still significant roo...
100
click to vote
CODES
2003
IEEE
15 years 2 months ago
2003
IEEE
Ever increasing complexity and heterogeneity of SoC platforms require diversified on-chip communication schemes beyond the currently omnipresent shared bus architectures. To prev...