3514 search results - page 525 / 703 » A search space |
103
click to vote
ICCD
2000
IEEE
15 years 5 months ago
2000
IEEE
This paper presents a verification technique for functional comparison of large combinational circuits using a novel combination of known approaches. The idea is based on a tight...
110
Voted
INFOCOM
2000
IEEE
15 years 5 months ago
2000
IEEE
We study the radio resource allocation problem of distributed joint transmission power control and spreading gain allocation in a DS-CDMA mobile data network. The network consists...
113
click to vote
IPPS
2000
IEEE
15 years 5 months ago
2000
IEEE
Effective utilization of cache memories is a key factor in achieving high performance in computing the Discrete Fourier Transform (DFT). Most optimizationtechniques for computing ...
108
click to vote
DAC
1999
ACM
15 years 5 months ago
1999
ACM
Ordered Binary Decision Diagrams BDDs are a data structure for representation and manipulation of Boolean functions often applied in VLSI CAD. The choice of the variable orderin...
114
Voted
IEEEPACT
1998
IEEE
15 years 5 months ago
1998
IEEE
Global locality analysis is a technique for improving the cache performance of a sequence of loop nests through a combination of loop and data layout optimizations. Pure loop tran...