Sciweavers

2454 search results - page 182 / 491
» A simulator for adaptive parallel applications
Sort
View
IPPS
2010
IEEE
14 years 7 months ago
A simple thermal model for multi-core processors and its application to slack allocation
Abstract--Power density and heat density of multicore processor system are increasing exponentially with Moore's Law. High temperature on chip greatly affects its reliability,...
Zhe Wang, Sanjay Ranka
GECCO
2009
Springer
192views Optimization» more  GECCO 2009»
14 years 8 months ago
Improving SMT performance: an application of genetic algorithms to configure resizable caches
Simultaneous Multithreading (SMT) is a technology aimed at improving the throughput of the processor core by applying Instruction Level Parallelism (ILP) and Thread Level Parallel...
Josefa Díaz, José Ignacio Hidalgo, F...
DATE
2008
IEEE
182views Hardware» more  DATE 2008»
15 years 4 months ago
An adaptable FPGA-based System for Regular Expression Matching
In many applications string pattern matching is one of the most intensive tasks in terms of computation time and memory accesses. Network Intrusion Detection Systems and DNA Seque...
Ivano Bonesana, Marco Paolieri, Marco D. Santambro...
68
Voted
GLOBECOM
2009
IEEE
15 years 5 months ago
Distributed Physical Carrier Sensing Adaptation Scheme in Cooperative MAP WLAN
Abstract— Recently a multiple access point (MAP) architecture is proposed for wireless local area networks (WLAN) to exploit the spatial diversity by permitting each user to asso...
Yao Hua, Qian Zhang, Zhisheng Niu
ISCA
1997
IEEE
120views Hardware» more  ISCA 1997»
15 years 2 months ago
Run-Time Adaptive Cache Hierarchy Management via Reference Analysis
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
Teresa L. Johnson, Wen-mei W. Hwu