1055 search results - page 12 / 211 » A system level perspective on branch architecture performanc... |
118
click to vote
PDP
2011
IEEE
14 years 3 months ago
2011
IEEE
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
109
click to vote
TC
2010
14 years 6 months ago
2010
We propose an execution model that orchestrates the fine-grained interaction of a conventional general-purpose processor (GPP) and a high-speed reconfigurable hardware accelerator ...
ICAC
2007
IEEE
15 years 6 months ago
2007
IEEE
In today’s complex and highly dynamic computing environments, systems/services have to be constantly adjusted to meet Service Level Agreements (SLAs) and to improve resource uti...
TRIDENTCOM
2010
IEEE
14 years 9 months ago
2010
IEEE
A scalable approach to building large scale experimentation testbeds involves multiplexing the system resources for better utilization. Virtualization provides a convenient means o...
JOIN
2007
14 years 11 months ago
2007
In this paper, we show that universal routing can be achieved with low overhead in distributed networks. The validity of our results rests on a new network called the fat-stack. W...