Sciweavers

1055 search results - page 28 / 211
» A system level perspective on branch architecture performanc...
Sort
View
SIGCOMM
2000
ACM
15 years 6 months ago
Endpoint admission control: Architectural issues and performance
The traditional approach to implementing admission control, as exemplified by the Integrated Services proposal in the IETF, uses a signalling protocol to establish reservations a...
Lee Breslau, Edward W. Knightly, Scott Shenker, Io...
TPDS
2010
144views more  TPDS 2010»
15 years 4 days ago
Performance Evaluation of Dynamic Speculative Multithreading with the Cascadia Architecture
—Thread-level parallelism (TLP) has been extensively studied in order to overcome the limitations of exploiting instruction-level parallelism (ILP) on high-performance superscala...
David A. Zier, Ben Lee
PCI
2005
Springer
15 years 7 months ago
Tuning Blocked Array Layouts to Exploit Memory Hierarchy in SMT Architectures
Cache misses form a major bottleneck for memory-intensive applications, due to the significant latency of main memory accesses. Loop tiling, in conjunction with other program tran...
Evangelia Athanasaki, Kornilios Kourtis, Nikos Ana...
ETFA
2006
IEEE
15 years 7 months ago
Performance of an Application Layer Protocol for Wireless Industrial Communications
Current wireless technologies offer a viable solution for implementing communication systems capable of satisfying the severe timing requirements often required for operations at ...
Iacopo Carreras, Daniele Miorandi, Stefano Vitturi
ATAL
2008
Springer
15 years 3 months ago
The intermediary agent's brain: supporting learning to collaborate at the inter-personal level
We discuss the design of the Intermediary Agent's brain, the control module of an embodied conversational virtual peer in a simulation game aimed at providing learning experi...
Juan Martínez-Miranda, Bernhard Jung, Sabin...