1055 search results - page 43 / 211 » A system level perspective on branch architecture performanc... |
108
Voted
DAC
1994
ACM
15 years 6 months ago
1994
ACM
Sequential place and route tools for FPGAs are inherently weak at addressing both wirability and timing optimizations. This is primarily due to the difficulty in predicting these ...
129
click to vote
ISCAPDCS
2003
15 years 3 months ago
2003
Despite the widespread deployment of client/server technology, there seem to be no tools currently available that are adequate for analyzing and tuning the performance of client/s...
132
Voted
BERTINORO
2005
Springer
15 years 7 months ago
2005
Springer
Current computing environments are becoming increasingly complex in nature and exhibit unpredictable workloads. These environments create challenges to the design of systems that c...
FDL
2005
IEEE
15 years 7 months ago
2005
IEEE
In today’s electronic system-level (ESL) design processes, an early analysis of a system’s communication and nce characteristics is becoming a key challenge. The availability ...
115
Voted
SBACPAD
2007
IEEE
15 years 8 months ago
2007
IEEE
One way to exploit Thread Level Parallelism (TLP) is to use architectures that implement novel multithreaded execution models, like Scheduled DataFlow (SDF). This latter model pro...