Sciweavers

1055 search results - page 77 / 211
» A system level perspective on branch architecture performanc...
Sort
View
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
16 years 2 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
DAC
2006
ACM
16 years 2 months ago
Transistor abstraction for the functional verification of FPGAs
or Abstraction for the Functional Verification of FPGAs Guy Dupenloup, Thierry Lemeunier, Roland Mayr Altera Corporation 101 Innovation Drive San Jose, CA 95134 1-408-544-8672 {gdu...
Guy Dupenloup, Thierry Lemeunier, Roland Mayr
CODES
2009
IEEE
15 years 6 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
ICNS
2007
IEEE
15 years 8 months ago
Towards System-level Optimization for High Performance Unified Threat Management
To build holistic protection against complex and blended network threats, multiple security features need to be integrated into a unified security architecture, which requires in ...
Yaxuan Qi, Baohua Yang, Bo Xu, Jun Li
CIA
2008
Springer
15 years 4 months ago
Towards an Open Negotiation Architecture for Heterogeneous Agents
This paper presents the design of an open architecture for heterogeneous negotiating agents. Both the system level architecture as well as the architecture for negotiating agents a...
Koen V. Hindriks, Catholijn M. Jonker, Dmytro Tykh...