Sciweavers

760 search results - page 83 / 152
» A visualization system for multithreaded programming
Sort
View
139
Voted
DSN
2007
IEEE
15 years 9 months ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
CLUSTER
2003
IEEE
15 years 7 months ago
Implications of a PIM Architectural Model for MPI
Memory may be the only system component that is more commoditized than a microprocessor. To simultaneously exploit this and address the impending memory wall, processing in memory...
Arun Rodrigues, Richard C. Murphy, Peter M. Kogge,...
128
Voted
ICRA
2002
IEEE
151views Robotics» more  ICRA 2002»
15 years 7 months ago
Protocols for Collaboration, Coordination and Dynamic Role Assignment in a Robot Team
—Creation of cooperative robot teams for complex tasks requires not only agents that can function well individually but also agents that can coordinate their actions. This paper ...
Rosemary Emery, Kevin Sikorski, Tucker R. Balch
133
Voted
ICPP
1999
IEEE
15 years 6 months ago
SLC: Symbolic Scheduling for Executing Parameterized Task Graphs on Multiprocessors
Task graph scheduling has been found effective in performance prediction and optimization of parallel applications. A number of static scheduling algorithms have been proposed for...
Michel Cosnard, Emmanuel Jeannot, Tao Yang
126
Voted
HICSS
1996
IEEE
123views Biometrics» more  HICSS 1996»
15 years 6 months ago
Concurrency: A Case Study in Remote Tasking and Distributed IPC
Remote tasking encompasses different functionality, such as remote forking, multiple remote spawning, and task migration. In order to overcome the relatively high costs of these m...
Dejan S. Milojicic, Alan Langerman, David L. Black...