Sciweavers

518 search results - page 28 / 104
» Accelerated Data-Flow Analysis
Sort
View
CGF
2010
128views more  CGF 2010»
14 years 10 months ago
An Optimizing Compiler for Automatic Shader Bounding
Programmable shading provides artistic control over materials and geometry, but the black box nature of shaders makes some rendering optimizations difficult to apply. In many case...
Petrik Clarberg, Robert Toth, Jon Hasselgren, Toma...
ICDAR
2011
IEEE
13 years 9 months ago
A Digital Ink Recogntion Server for Handwritten Japanese Text
— This paper describes the design and implementation of a digital ink recognition server for handwritten Japanese text. Currently, fast and accurate recognition of online handwri...
Daqing Wang, Bilan Zhu, Masaki Nakagawa
BIBE
2007
IEEE
126views Bioinformatics» more  BIBE 2007»
14 years 11 months ago
FPGA Acceleration of Phylogeny Reconstruction for Whole Genome Data
In this paper we describe our design and characterization of a co-processor architecture to accelerate median-based phylogenetic reconstruction for generearrangement data. Our curr...
Jason D. Bakos, Panormitis E. Elenis, Jijun Tang
MM
2010
ACM
202views Multimedia» more  MM 2010»
14 years 8 months ago
Accelerated IPTV channel change with transcoded unicast bursting
We study video transcoding for accelerated channel changes in IPTV systems. Video transcoding at the Retransmission Server not only reduces the channel change latency, but also re...
Zhi Li, Ali C. Begen, Xiaoqing Zhu, Bernd Girod
ISQED
2010
IEEE
194views Hardware» more  ISQED 2010»
15 years 4 months ago
Accelerating trace computation in post-silicon debug
— Post-silicon debug comprises a significant and highly variable fraction of the total development time for large chip designs. To accelerate post-silicon debug, BackSpace [1, 2...
Johnny J. W. Kuan, Steven J. E. Wilton, Tor M. Aam...