Sciweavers

192 search results - page 10 / 39
» Accelerating molecular modeling applications with graphics p...
Sort
View
FPL
2004
Springer
106views Hardware» more  FPL 2004»
15 years 3 months ago
FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications
ASIPs and reconfigurable processors are architectural choices to extend the capabilities of a given processor. ASIPs suffer from fixed hardware after design, while ASIPs and reconf...
Leandro Möller, Ney Laert Vilar Calazans, Fer...
EGH
2005
Springer
15 years 3 months ago
Fully procedural graphics
The growing application of user-defined programs within graphics processing units (GPUs) has transformed the fixed-function display pipeline into a largely programmable pipeline...
Turner Whitted, James T. Kajiya
TOG
2002
112views more  TOG 2002»
14 years 9 months ago
Ray tracing on programmable graphics hardware
Recently a breakthrough has occurred in graphics hardware: fixed function pipelines have been replaced with programmable vertex and fragment processors. In the near future, the gr...
Timothy J. Purcell, Ian Buck, William R. Mark, Pat...
IPPS
2008
IEEE
15 years 4 months ago
GPU acceleration of numerical weather prediction
Weather and climate prediction software has enjoyed the benefits of exponentially increasing processor power for almost 50 years. Even with the advent of large-scale parallelism ...
John Michalakes, Manish Vachharajani
DSD
2011
IEEE
200views Hardware» more  DSD 2011»
13 years 10 months ago
Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
Abstract—We present a new low-level interfacing scheme for connecting custom accelerators to processors that tolerates latencies that usually occur when accessing hardware accele...
Jaroslav Sykora, Leos Kafka, Martin Danek, Lukas K...